AGI, Abbie Gregg, Inc. | Cleanroom Consultants | Semiconductors, FPD, Nano, MEMS, Bio

www.abbiegregg.com
also see our recent projects

staff biographies

MH - Industrial Engineer

MAJOR INTERESTS AND SKILLS
Construction administration, plans and specification organization, project tracking through design and construction. Process flow analysis, capacity and cost modeling for flat panel displays, MEMS, and semiconductor devices. Capital equipment and materials research for microelectronics and lab applications. Management of large technical databases.

EXPERIENCE
Seven years of experience in the semiconductor and flat panel industries. Project manager for Harvard University Laboratory for Interface Science and Engineering (LISE) building construction administration phase. Manages and responds to project related RFI’s and submittals. Performs tool research, develops Request for Proposals (RFPs) for flat panel display and semiconductor process equipment. Develops cleanroom specifications for all phases of cleanroom design, specializing in chemical storage cabinets, cleanroom furnishings, safety shower/eyewash stations, and gowning areas. Performs quality assurance on documents for all phases of cleanroom design and construction by reviewing and comparing tool lists, layouts, and specifications for current major university clients. Developed and implemented organization / tracking / quality assurance system for tool list, layouts, and specifications. Using facility requirements by tool and AGI’s FabTech™ database, has generated models to examine overall fab utility requirements for the ASU-Army Flexible Display Center and Motorola Biochip fab. Researched and made recommendations on compliance issues for storage of hazardous chemicals, and use of select agents and toxins for major university clients. Created presentation analyzing different options for cleanroom and MBE area ceilings.

Utilizing AGI’s Jupiter software, developed capacity and cost model for start up fab and assembly processes, analyzing tool utilization capacity and product cost for different flow scenarios. Assisted in development of USDC sponsored capacity and cost model for Roll-to-Roll Manufacturing and Individual Substrate Costs of Flexible Electronics and Displays. Collects/researches semiconductor and flat panel display equipment / tool facility requirement data. Organized technical and engineering documents and data for process equipment and cost modeling. Developed preventive maintenance and operation procedure specifications for lithography tools used for MEMS research and development.

EDUCATION
Bachelor of Science in Industrial Engineering, Arizona State University
Member of IIE (Institute of Industrial Engineers)